Abstract: This paper reviews logic gate design and layout optimization for low-power VLSI circuits using Cadence Virtuoso. Conventional CMOS, GDI, and MGDI logic styles are compared in terms of power, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results