Abstract: In this work, we present the design and implementation of a hardware accelerator for AES encryption and decryption using AMD Vitis HLS and Xilinx Vivado. The primary objective of this work ...
Abstract: In response to the contradiction between high throughput and low hardware overhead faced by data encryption in Network on Chip (NoC) communication, this paper proposes a lightweight AES ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback