Abstract: This paper introduces a novel staggered terminal layout for SiC MOSFET multi-chip power modules. The proposed layout reduces parasitic inductance by canceling inductance within the power ...
Abstract: In this article, an innovative layout is introduced to reduce the stray inductance of the multichip power modules (MCPMs) through reverse coupling of current in parallel power loops, which ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback