Abstract: This paper presents ternary systolic array archi-tecture for matrix multiplication for ternary neural networks and image processing algorithms in ternary logic. As part of the architecture, ...
Key to efficient hardware emulation is an efficient mapping to the underlying CPU’s opcodes. Here one is free to target ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback