Abstract: We propose a CMOS random delay generator circuit for stochastic calibration of Time to Digital Converters (TDC) with picosecond resolution. This method, known from FPGA-based TDC systems, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback